FFT/IFFT Processor for Ultra Wide Band ApplicationAuthor : R.Radhika
Volume 3 No.1 January-June 2014 pp 29-35
In this paper, a novel 128-Point FFT/IFFT processor for OFDM-based UWB system has been proposed. In proposed MRMDF (Mixed Radix Multipath Delayed Feedback) architecture, high throughput rate can be achieved by using four data paths. Furthermore, the hardware costs of memory and complex multiplier can be saved by adopting delay feedback and data scheduling approaches. In addition, the number of complex multiplications is reduced effectively by using a higher radix algorithm. The measurement results show that the throughput rate of this test chip is up to 1Gsample/s while it dissipates 175mW. When the throughput rate of our processor meets UWB standard, it only consumes 77.6 mW and multiplexers. The features of the proposed MRMDF architecture are the following:
• Higher throughput rate can be provided by using four parallel data paths;
• The minimum memory is required by using the delay feedback approach to reorder the input data and the intermediate results of each module.
• The 128-point mixed-radix FFT/IFFT algorithm is implemented to power consumption.
• The number of complex multiplier is minimized by using the scheduling scheme and the specified constant multipliers.
Fast Fourier transform (FFT), orthogonal frequency division multiplexing (OFDM), ultra wideband (UWB)